

Features



- Supports SignalTap® II logic analysis in the Altera® Quartus® II software
- Allows PC and UNIX users to perform the following functions:
 - Configure Stratix™, Mercury™, APEX™ II, APEX 20K, FLEX® 10K, FLEX 3000A, FLEX 6000, FLEX 8000 devices, and Excalibur™ embedded processor solutions
 - Program MAX® 9000, MAX 7000S, MAX 7000B, MAX 7000A, and EPC2 devices in-system
- Supports operation with V_{CC} at 5.0 V, 3.3 V, or 2.5 V
- Provides a fast, low-cost method for in-system programming
- Downloads data from the Quartus II development software and the MAX+PLUS® II software versions 9.3 and higher
- Interfaces with an RS-232 serial or universal serial bus (USB) port
- Uses a 10-pin circuit board connector, which is compatible with the ByteBlasterMV™ parallel port download cable

Functional Description

The MasterBlaster™ communications cable (ordering code: PL-MASTERBLASTER) is a standard PC serial or USB port hardware interface (see Figure 1). This cable downloads configuration data to Stratix, APEX II, APEX 20K (including APEX 20K, APEX 20KE, and APEX 20KC), FLEX 10K (including FLEX 10KA and FLEX 10KE), FLEX 8000, and FLEX 6000 devices, as well as programming data to MAX 9000, MAX 7000S, and MAX 7000A (including MAX 7000AE) devices. Because design changes are downloaded directly to the device, prototyping is easy and multiple design iterations can be accomplished in quick succession. The MasterBlaster cable also supports in-circuit debugging with the SignalTap II embedded logic analyzer in Stratix, APEX II, and APEX 20K devices.

Figure 1. MasterBlaster Serial/USB Communications Cable



Download Modes

The MasterBlaster cable provides two download modes:

- Passive serial (PS) mode—Used for configuring APEX II, APEX 20K, and FLEX devices
- JTAG mode—Industry-standard IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface for programming JTAG-capable MAX and serial configuration devices (i.e., EPC2) in-system or configuring APEX II, APEX 20K, and FLEX devices

SignalTap II Logic Analysis

The SignalTap II logic analysis enables captured device data at specified trigger points and stores the data in APEX II and APEX 20K embedded system blocks (ESBs). This data is then sent to the JTAG IEEE Std. 1149.1 port of an APEX II or APEX 20K device, uploaded through the MasterBlaster communications cable, and displayed in the Quartus II Waveform Editor.



For more information on SignalTap logic analysis, see the [AN 175: SignalTap Analysis in the Quartus II Software](#).

MasterBlaster Connections

The MasterBlaster cable connects to a computer through a serial or USB port, and connects to the circuit board through a standard 10-pin female connector. Data is downloaded from the serial or USB port through the MasterBlaster cable to the circuit board through the connections discussed in this section.

Header & Plug Connections

The 9-pin male D-type connector connects to an RS-232 port with a standard serial cable. See [Table 1](#).



The USB connector can be used with any standard USB cable.

Table 1. MasterBlaster 9-Pin Serial D-Type Connector Pin-Outs

Pin	Signal Name	Description
2	rx	Receive data
3	tx	Transmit data
4	dtr	Data terminal ready
5	GND	Signal ground
6	dsr	Data set ready
7	rts	Request to send
8	cts	Clear to send

For more information on 9-pin versus 25-pin serial connectors, search for “9-pin or 25-pin serial connectors” in the Altera® solutions database at <http://www.altera.com>.

The 10-pin female plug connects to a 10-pin male header on the circuit board containing the target device(s). [Figure 2](#) shows the dimensions of the female plug.

LED Status

The purpose of the LED indicator lights located on the MasterBlaster download cable is to provide information about the status of the MasterBlaster cable. [Table 2](#) lists the indicator and status of the MasterBlaster cable.

Color	Blink Frequency	Description
Green	Slow	Cable ready
Green	Fast	Performing a logic analysis
Amber	Slow	Programming in progress

Figure 2. MasterBlaster 10-Pin Female Plug Dimensions

Dimensions are shown in inches. The spacing between pin centers is 0.1 inches.




Table 3 identifies the 10-pin female plug's pin names for the corresponding download mode.

Table 3. MasterBlaster Female Plug's Pin Names & Download Modes

Pin	PS Mode		JTAG Mode	
	Signal Name	Description	Signal Name	Description
1	DCLK	Clock signal	TCK	Clock signal
2	GND	Signal ground	GND	Signal ground
3	CONF_DONE	Configuration control	TDO	Data from device
4	VCC	Power supply	VCC	Power supply
5	nCONFIG	Configuration control	TMS	JTAG state machine control
6	VIO	Reference voltage for MasterBlaster output driver	VIO	Reference voltage for MasterBlaster output driver
7	nSTATUS	Configuration status	–	No connect
8	–	No connect	–	No connect
9	DATA0	Data to device	TDI	Data to device
10	GND	Signal ground	GND	Signal ground

Powering the MasterBlaster Cable

Older download cables received their power from the circuit board only. In contrast, the MasterBlaster cable can receive power from the following sources:

- 5.0-V or 3.3-V circuit boards
- DC power supply
- 5.0 V from the USB cable

When 5.0-V or 3.3-V power is not available on the circuit board, the MasterBlaster cable can be powered by either DC power or the USB cable.




For the MasterBlaster cable's output drivers, connect the circuit board's V_{CC} and ground to the MasterBlaster cable's V_{CC}, V_{IO}, and GND pins.

Circuit Board Header Connection

The MasterBlaster cable's 10-pin female plug connects to a 10-pin male header on the circuit board. The 10-pin male header has two rows of five pins, which are connected to the device's programming or configuration pins. [Figure 3](#) shows the dimensions of a typical 10-pin male header.

Figure 3. 10-Pin Male Header Dimensions

Dimensions are shown in inches.



Operating Conditions

Tables 4 through 6 summarize the absolute maximum ratings, recommended operating conditions, and DC operating conditions for the MasterBlaster cable.

Table 4. MasterBlaster Cable Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	Supply voltage	With respect to ground	-0.5	7.0	V
V_I	DC input voltage	With respect to ground	-0.5	7.0	V

Table 5. MasterBlaster Cable Recommended Operating Conditions Notes (1), (2)

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	Board header supply voltage, 5.0-V operation		4.5	5.5	V
	Board header supply voltage, 3.3-V operation		3.0	3.6	V

Table 6. MasterBlaster Cable DC Operating Conditions (Part 1 of 2)

Symbol	Parameter	Conditions	Min	Max	Unit
V_{IH}	High-level input voltage	$V_{CC} = V_{IO}$	$0.25 \times V_{IO} + 0.3$ V		V
V_{IL}	Low-level input voltage	$V_{CC} = V_{IO}$		$0.25 \times V_{IO}$	V

Table 6. MasterBlaster Cable DC Operating Conditions (Part 2 of 2)

Symbol	Parameter	Conditions	Min	Max	Unit
V_{OH}	5.0-V high-level TTL output voltage	TTL load. $V_{CC} = V_{IO} = 4.5\text{ V}$, $I_{OH} = 8\text{ mA}$	3.2		V
	3.3-V high-level TTL output voltage	TTL load. $V_{CC} = V_{IO} = 3.0\text{ V}$, $I_{OH} = 4\text{ mA}$	2.4		V
	5.0-V high-level CMOS output voltage	CMOS load. $V_{CC} = V_{IO} = 4.5\text{ V}$, $I_{OH} = 0.1\text{ mA}$	4.0		V
	3.3-V high-level CMOS output voltage	CMOS load. $V_{CC} = V_{IO} = 3.0\text{ V}$, $I_{OH} = 0.1\text{ mA}$	2.7		V
	2.5-V high-level CMOS output voltage	CMOS load. $V_{CC} = V_{IO} = 2.3\text{ V}$, $I_{OH} = 0.1\text{ mA}$	2.0		V
V_{OL}	5.0-V low-level TTL output voltage	TTL load. $V_{CC} = V_{IO} = 4.5\text{ V}$, $I_{OL} = 8\text{ mA}$		0.4	V
	3.3-V low-level TTL output voltage	TTL load. $V_{CC} = V_{IO} = 3.0\text{ V}$, $I_{OL} = 4\text{ mA}$		0.4	V
	5.0-V low-level CMOS output voltage	CMOS load. $V_{CC} = V_{IO} = 4.5\text{ V}$, $I_{OL} = 0.1\text{ mA}$		0.1	V
	3.3-V low-level CMOS output voltage	CMOS load. $V_{CC} = V_{IO} = 3.0\text{ V}$, $I_{OL} = 0.1\text{ mA}$		0.1	V
	2.5-V low-level CMOS output voltage	CMOS load. $V_{CC} = V_{IO} = 2.3\text{ V}$, $I_{OL} = 0.1\text{ mA}$		0.1	V
P	Operating power			1.0	W

Notes to tables:

- The DC adapter supply voltage has a minimum value of 3.0 V, a maximum value of 16.0 V, and a power consumption of 1 W (V_{CC} can be at 5.0 V, 3.3 V, or 2.5 V).
- The 5.0-V USB cable supply voltage has a minimum value of 4.5 V and a maximum value of 5.5 V (V_{CC} can be at 5.0 V, 3.3 V, or 2.5 V).

References

For more information on configuration and in-system programmability (ISP), see the following sources:

- [Application Note 116 \(Configuring APEX 20K, FLEX 10K & FLEX 6000 Devices\)](#)
- [Application Note 33 \(Configuring FLEX 8000 Devices\)](#)
- [Application Note 38 \(Configuring Multiple FLEX 8000 Devices\)](#)
- [Application Note 39 \(IEEE 1149.1 \(JTAG\) Boundary-Scan Testing in Altera Devices\)](#)
- [Application Note 95 \(In-System Programmability in MAX Devices\)](#)
- [Application Note 100 \(In-System Programmability Guidelines\)](#)
- [APEX 20K Programmable Logic Device Family Data Sheet](#)
- [FLEX 10K Embedded Programmable Logic Family Data Sheet](#)
- [FLEX 8000 Programmable Logic Device Family Data Sheet](#)
- [FLEX 6000 Programmable Logic Device Family Data Sheet](#)

- [MAX 9000 Programmable Logic Device Family Data Sheet](#)
- [MAX 7000 Programmable Logic Device Family Data Sheet](#)
- [MAX 7000A Programmable Logic Device Family Data Sheet](#)
- Search for “Configuring a Single Device with the BitBlaster™, ByteBlaster, or FLEX Download Cable,” “Setting Up Multi-Device JTAG Chains,” “Configuring Multiple Devices in a JTAG Chain with the BitBlaster or ByteBlasterMV,” and “Programming Multiple Devices in a JTAG Chain with the BitBlaster or ByteBlasterMV” in the MAX+PLUS II Help menu.
- The [Quartus Installation & Licensing](#) manual for information on how to install the MasterBlaster cable.



101 Innovation Drive
San Jose, CA 95134
(408) 544-7000
<http://www.altera.com>
[Applications Hotline:](#)
(800) 800-EPLD
[Literature Services:](#)
lit_req@altera.com

Copyright © 2002 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. ARM is a registered trademark of ARM Limited. ModelSim and Mentor Graphics are registered trademarks and LeonardoSpectrum, Exemplar Logic, and Model Technology are trademarks of Mentor Graphics Corporation. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

